Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks
Lei Yang(University of Notre Dame), Yiyu Shi(University of Notre Dame), Weiwen Jiang(George Mason University), Tushar Krishna(Georgia Institute of Technology), Zheyu Yan(University of Notre Dame), Hyoukjun Kwon(Georgia Institute of Technology), Meng Li(Meta (Israel)), Liangzhen Lai(Meta (Israel)), Vikas Chandra(Meta (Israel))
Cited by 110
Related Papers
Scaling for edge inference of deep neural networks
|Nature Electronics|2018|468
SIGMA: A Sparse and Irregular GEMM Accelerator with Flexible Interconnects for DNN Training
|Unknown|2020|462
Hardware/Software Co-Exploration of Neural Architectures
|IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems|2020|148
Accuracy vs. Efficiency
|Unknown|2019|126