BTI Reliability Improvement Strategies in Low Thermal Budget Gate Stacks for 3D Sequential IntegrationJ. Franco, B. Kaczer, Hiroaki Arimura et al.|Unknown|2018Cited by 24
A record Gm<sub>SAT</sub>/SS<sub>SAT</sub> and PBTI reliability in Si-passivated Ge nFinFETs by improved gate stack surface preparationHiroaki Arimura, Naoto Horiguchi, Daire Cott et al.|Unknown|2019Cited by 12