A Van Der Waals Reconfigurable Multi‐Valued Logic Device and Circuit Based on Tunable Negative‐Differential‐Resistance PhenomenonSeunghwan Seo, Jin‐Hong Park, Juncheol Kang et al.|Advanced Materials|2022Cited by 59
Electrolyte‐Gated Vertical Synapse Array based on Van Der Waals Heterostructure for Parallel ComputingSeyong Oh, Jin‐Hong Park, Ju‐Hee Lee et al.|Advanced Science|2021Cited by 55
A Van Der Waals Reconfigurable Multi‐Valued Logic Device and Circuit Based on Tunable Negative‐Differential‐Resistance Phenomenon (Adv. Mater. 36/2022)Seunghwan Seo, Jin‐Hong Park, Jeong‐Ick Cho et al.|Advanced Materials|2022Cited by 3
Highly Tunable Synaptic Modulation in Photo‐Activated Remote Charge Trap Memory for Hardware‐Based Fault‐Tolerant LearningJe‐Jun Lee, Jin‐Hong Park, Hojin Choi et al.|Advanced Materials|2025Cited by 3
Electrolyte‐Gated Vertical Synapse Array based on Van Der Waals Heterostructure for Parallel Computing (Adv. Sci. 6/2022)Seyong Oh, Jin‐Hong Park, Ju‐Hee Lee et al.|Advanced Science|2022Cited by 1