Design and Simulation of a GNRFET-Based Ternary Decoder for Complex Logic Circuits
Konde Akhil(Sanskriti Samvardhan Mandal), Y. Mallikarjuna Rao(Sanskriti Samvardhan Mandal), Ashish Sachdeva(Maharishi Markandeshwar University, Mullana), Shaik Javid Basha(Sanskriti Samvardhan Mandal), Shams Ul Haq(Jamia Millia Islamia), Deepika Bansal(Manipal University Jaipur)
Cited by 0
Related Papers
Hyperspectral imaging and its applications: A review
|Heliyon|2024|233
A carbon nano-tube field effect transistor based stable, low-power 8T static random access memory cell with improved write access time
|AEU - International Journal of Electronics and Communications|2023|74
Design of 10T SRAM cell with improved read performance and expanded write margin
|IET Circuits Devices & Systems|2020|49
Design of a Stable Low Power 11-T Static Random Access Memory Cell
|Journal of Circuits Systems and Computers|2020|47
Design of multi-cell upset immune single-end SRAM for low power applications
|AEU - International Journal of Electronics and Communications|2020|44