Design of 10T SRAM cell with improved read performance and expanded write margin

Ashish Sachdeva(Maharishi Markandeshwar University, Mullana), V. K. Tomar(GLA University)
IET Circuits Devices & Systems
December 15, 2020
Cited by 49


Related Papers

Design of a Stable Low Power 11-T Static Random Access Memory Cell
|Journal of Circuits Systems and Computers|2020|47
Design of multi-cell upset immune single-end SRAM for low power applications
|AEU - International Journal of Electronics and Communications|2020|44
A Schmitt-trigger based low read power 12T SRAM cell
|Analog Integrated Circuits and Signal Processing|2020|42