Buried Power Rails and Back-side Power Grids: Arm (R) CPU Power Delivery Network Design Beyond 5nm
P. Divya, Anshul Gupta(IMEC), A. Spessot(IMEC), Bilal Chehab(IMEC), Shidhartha Das(American Rock Mechanics Association), Cline Brian, Rogier Baert(IMEC), Sinha Saurabh, Kulkarni Jaydeep, Peter Debacker(IMEC), Satadru Sarkar(IMEC), Diederik Verkest(IMEC), S. S. Teja Nibhanupudi(The University of Texas at Austin), Alex Robinson(American Rock Mechanics Association), Odysseas Zografos(IMEC)
IEEE Conference Proceedings
January 1, 2019
Cited by 0
Related Papers
Ultra-fast switching memristors based on two-dimensional materials
|Nature Communications|2024|195
Buried Power Rails and Back-side Power Grids: Arm<sup>®</sup> CPU Power Delivery Network Design Beyond 5nm
|Unknown|2019|69
A 12.08-TOPS/W All-Digital Time-Domain CNN Engine Using Bi-Directional Memory Delay Lines for Energy Efficient Edge Computing
|IEEE Journal of Solid-State Circuits|2019|63