Buried Power Rails and Back-side Power Grids: Arm<sup>®</sup> CPU Power Delivery Network Design Beyond 5nmDivya Prasad, Saurabh Sinha, Bilal Chehab et al.|Unknown|2019Cited by 69
Buried Power Rails and Back-side Power Grids: Arm (R) CPU Power Delivery Network Design Beyond 5nmP. Divya, Anshul Gupta, A. Spessot et al.|IEEE Conference Proceedings|2019Cited by 0