Enabling Hetero-integration of III-V and Ge-based Transistors on Silicon with Ultra-thin Buffers formed by Interfacial Misfit Technique
Xian Gong, Y.C. Yeo, Kain Lu Low(University of Liverpool), Kai Tan, Gengchiau Liang(Chinese Academy of Sciences), Sanjeev Mani Yadav, Kuan Eng Johnson Goh, A. Kumar, Bo Jia(Wuhan University of Technology), SooYong Yoon
Extended Abstracts of the 2016 International Conference on Solid State Devices and Materials
September 29, 2016
Cited by 0
Related Papers
Electronic band structure and effective mass parameters of Ge1-xSnx alloys
|Journal of Applied Physics|2012|239
Exploring Low Power and Ultrafast Memristor on p-Type van der Waals SnS
|Nano Letters|2021|148
Towards direct band-to-band tunneling in P-channel tunneling field effect transistor (TFET): Technology enablement by Germanium-tin (GeSn)
|Unknown|2012|59
Germanium–Tin P-Channel Tunneling Field-Effect Transistor: Device Design and Technology Demonstration
|IEEE Transactions on Electron Devices|2013|58
Ballistic Transport Performance of Silicane and Germanane Transistors
|IEEE Transactions on Electron Devices|2014|58