10nm Gate-length junctionless gate-all-around (JL-GAA) FETs based 8T SRAM design under process variation using a cross-layer simulation

Luhao Wang(University of Southern California), Massoud Pedram(University of Southern California), Shahin Nazarian(University of Southern California), Alireza Shafaei(University of Southern California), Shuang Chen(University of Southern California), Yanzhi Wang(Sichuan University)
Unknown
October 1, 2015
Cited by 4


Related Papers