10nm Gate-length junctionless gate-all-around (JL-GAA) FETs based 8T SRAM design under process variation using a cross-layer simulationLuhao Wang, Massoud Pedram, Shahin Nazarian et al.|Unknown|2015Cited by 4
Analysis of deeply scaled multi-gate devices with design centering across multiple voltage regimesShuang Chen, Massoud Pedram, Xue Lin et al.|Unknown|2015Cited by 1