A low-voltage biasing scheme for aggressively scaled bulk FinFET 1T-DRAM featuring 10s retention at 85°CNadine Collaert, M. Jurczak, B. De Wachter et al.|Unknown|2010Cited by 19