Analysis of Surface Orientation and Channel Direction in GAA Nanosheet FETs for CMOS Logic PerformanceHarsh Raju, S. K. Manhas, Amit Chauhan et al.|Unknown|2025Cited by 1
Analysis of Defect-Induced Performance Degradation in Gate-All-Around Nanosheet-Based 3D DRAM<br /><br />Bushra Fatima, Mahendra Pakala, Harsh Raju et al.|Unknown|2025Cited by 1
Impact of Global Stress on the Electrical Performance of the Nanosheet GAA TransistorsAmit Chauhan, S. K. Manhas, Kunal et al.|Unknown|2025Cited by 0