Relaxation Effect in RRAM Arrays: Demonstration and CharacteristicsChen Wang, He Qian, Zhichao Lu et al.|IEEE Electron Device Letters|2015Cited by 52
Technology and circuit optimization of resistive RAM for low-power, reproducible operationDeepak Sekar, G. Bronner, B. Bateman et al.|Unknown|2014Cited by 28
An orthogonal 6F/sup 2/ trench-sidewall vertical device cell for 4 Gb/16 Gb DRAMC. Radens, G. Bronner, S. Kudelka et al.|Unknown|2002Cited by 4