VRank: Enhancing Verilog Code Generation from Large Language Models via Self-ConsistencyZ. Zhao, Ulf Schlichtmann, Grace Li Zhang et al.|Unknown|2025Cited by 8
LLM-Aided Efficient Hardware Design AutomationKangwei Xu, Bing Li, Ruidi Qiu et al.|arXiv (Cornell University)|2024Cited by 1
VRank: Enhancing Verilog Code Generation from Large Language Models via Self-ConsistencyZ. Zhao, Ulf Schlichtmann, Ruidi Qiu et al.|arXiv (Cornell University)|2025Cited by 1