VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency

Z. Zhao(Technical University of Munich), Ulf Schlichtmann(Technical University of Munich), Ruidi Qiu(Technical University of Munich), Grace Li Zhang(Technical University of Munich), Ing-Chao Lin(National Cheng Kung University), Bing Li(Puer University)
arXiv (Cornell University)
January 22, 2025
10.48550/arxiv.2502.00028
Cited by 1

Related Papers

Statistical Training for Neuromorphic Computing using Memristor-based Crossbars Considering Process Variations and Noise
|Unknown|2020|56
AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design
|Unknown|2024|28
AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design
|Unknown|2024|18
CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design
|Unknown|2025|14
Design of a finite impulse response filter for rapid single-flux-quantum signal processors based on stochastic computing
|Superconductivity|2023|9