A 6-bit drift-resilient readout scheme for multi-level Phase-Change MemoryAravinthan Athmanathan, Evangelos Eleftheriou, Miloš Stanisavljević et al.|Unknown|2014Cited by 15
Non-resistance metric based read scheme for multi-level PCRAM in 25 nm technologyJun-Ho Cheon, Jun Hyun Chun, Minchul Shin et al.|Unknown|2015Cited by 9
First Demonstration of Fully Integrated 16 nm Half-Pitch Selector Only Memory (SOM) for Emerging CXL MemoryMyoungsub Kim, Seonyong Cha, Namkyun Park et al.|Unknown|2024Cited by 9