High tunnelling electroresistance in a ferroelectric van der Waals heterojunction via giant barrier height modulationJiangbin Wu, Han Wang, Qibin Sun et al.|Nature Electronics|2020Cited by 340
Multiscale Simulation of Ferroelectric Tunnel Junction Memory Enabled by van der Waals Heterojunction: Comparison to Experiment and Performance ProjectionNing Yang, Jing Guo, Hung‐Yu Chen et al.|Unknown|2020Cited by 5
Van der Waals Heterostructure Engineering for Ultralow-Resistance Contact in 2D Semiconductor P-Type TransistorsNing Yang, Jing Guo, Han Wang et al.|Journal of Electronic Materials|2024Cited by 4