Efficient Design of ADC BIST with an Analog Ramp Signal Generation and Digital Error Estimation

M. Sivakumar(Indian Institute of Information Technology Allahabad), S. P. Joy Vasantha Rani
Journal of Circuits Systems and Computers
May 18, 2018
Cited by 2


Related Papers