Clock and power gating with timing closure
A. Mukheijee(University of North Carolina at Charlotte), Malgorzata Marek-Sadowska(University of California, Santa Barbara)
Cited by 19
Abstract
Assuming that delay is linearly dependent on local power supply voltage, the authors show how to set up an analysis to determine the effect of power supply variations on delay. This analysis can drive the introduction of clock gating, an increasingly popular technique for reducing dynamic power dissipation.
Related Papers
Power distribution system design methodology and capacitor selection for modern CMOS technology
L.D. Smith, Richard E. Anderson, D. Forehand et al.|IEEE Transactions on Advanced Packaging|1999|490
Gated-V/sub dd/: a circuit technique to reduce leakage in deep-submicron cache memories
Michael D. Powell, Se-Hyun Yang, Babak Falsafi et al.|ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)|2000|267
Clock-gating and its application to low power design of sequential circuits
Qing Wu, Massoud Pedram, Xunwei Wu|IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications|2000|253
Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning
Shiyou Zhao, Kaushik Roy, Cheng‐Kok Koh|IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems|2002|176