Thermal via allocation for 3D ICs considering temporally and spatially variant thermal power

Hao Yu(University of California, Los Angeles), Tanay Karnik(Intel (United States)), Yiyu Shi(University of Notre Dame), Lei He(Anhui Normal University)
Unknown
January 1, 2006
10.1145/1165573.1165611
Cited by 60

Related Papers

Scaling for edge inference of deep neural networks
|Nature Electronics|2018|468
Hardware/Software Co-Exploration of Neural Architectures
|IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems|2020|148
Accuracy vs. Efficiency
|Unknown|2019|126
Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks
|Unknown|2020|110
Quantization of Fully Convolutional Networks for Accurate Biomedical Image Segmentation
|Unknown|2018|107