Efficient Verification Framework for RISC-V Instruction Extensions with FPGA AccelerationZijian Jiang, Kan Shi, Keran Zheng et al.|Unknown|2024Cited by 2
Latency Insensitivity Testing for Dataflow HLS DesignsJianyi Cheng, Kan Shi, Zijian Jiang et al.|Unknown|2025Cited by 1
Corvus: Efficient HW/SW Co-Verification Framework for RISC-V Instruction Extensions with FPGA AccelerationZijian Jiang, Kan Shi, David Boland et al.|Unknown|2025Cited by 1
Hercules: Efficient Verification of High-Level Synthesis Designs with FPGA AccelerationShuoxiang Xu, Kan Shi, Yungang Bao et al.|Unknown|2025Cited by 0