A High-Density RRAM Memory Architecture with IO-Assisted-Core-Transistor 1T1R Array and Two-Level Encoding for Edge AI ModelsShengzhe Yan, Jinshan Yue, Zhi Li et al.|IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems|2026Cited by 0
A 28-nm System-in-One-Macro Computing-in-Memory Chip Utilizing Leakage-Eliminated 2T1C and Capacitor-Over-Logic 1T1C eDRAMZhihang Qian, M M Liu, Zhaori Cong et al.|IEEE Journal of Solid-State Circuits|2026Cited by 0