SOI dual-gate ISFET with variable oxide capacitance and channel thicknessJin-Kwon Park, Won-Ju Cho, Hyun‐June Jang et al.|Solid-State Electronics|2014Cited by 53
3D‐Transistor Array Based on Horizontally Suspended Silicon Nano‐bridges Grown via a Bottom‐Up TechniqueJin Yong Oh, M. Saif Islam, Hyun‐June Jang et al.|Advanced Materials|2014Cited by 26