A logic-based embedded DRAM with novel cell structure and dynamically adaptive refresh for long data retention, zero data availability penalty and high yieldXiaoyong Xue, Jin Wu, Chunling Dong et al.|Unknown|2013Cited by 0