Design of efficient binary multiplier architecture using hybrid compressor with FPGA implementationV. Thamizharasan, V. Parthipan|Scientific Reports|2024Cited by 23