Error Detection Schemes Assessed on FPGA for Multipliers in Lattice-Based Key Encapsulation Mechanisms in Post-Quantum Cryptography
Alvaro Cintas Canto(Marymount California University), Reza Azarderakhsh(Florida Atlantic University), Mehran Mozaffari Kermani(University of South Florida), Ausmita Sarker(University of South Florida), Jasmin Kaur(University of South Florida)
Cited by 49
Related Papers
Hardware Constructions for Error Detection in Lightweight Authenticated Cipher ASCON Benchmarked on FPGA
|IEEE Transactions on Circuits & Systems II Express Briefs|2021|40
Hardware Constructions for Lightweight Cryptographic Block Cipher QARMA With Error Detection Mechanisms
|IEEE Transactions on Emerging Topics in Computing|2020|36
Hardware Constructions for Error Detection in Lightweight Welch-Gong (WG)-Oriented Streamcipher WAGE Benchmarked on FPGA
|IEEE Transactions on Emerging Topics in Computing|2021|33
Hardware Constructions for Error Detection in WG-29 Stream Cipher Benchmarked on FPGA
|IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems|2023|31
A Survey on the Implementations, Attacks, and Countermeasures of the NIST Lightweight Cryptography Standard: ASCON
|ACM Computing Surveys|2025|8