A DNN Compression Framework for SOT-MRAM-based Processing-In-Memory Engine
Geng Yuan(Northeastern University), Caiwen Ding(Syracuse University), Jieren Deng, Sheng Lin(Qingdao Agricultural University), Xiaolong Ma(Nankai University), Zhengang Li(Northeastern University)
Cited by 6
Related Papers
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
|IEEE Transactions on Nanotechnology|2009|599
A Hierarchical Framework of Cloud Resource Allocation and Power Management Using Deep Reinforcement Learning
|Unknown|2017|285
C-LSTM
|Unknown|2018|226
Design of a Ternary Memory Cell Using CNTFETs
|IEEE Transactions on Nanotechnology|2012|157
SC-DCNN
|Unknown|2017|154