A hybrid III–V tunnel FET and MOSFET technology platform integrated on silicon
Clarissa Convertino(IBM Research - Zurich), Kirsten E. Moselund(IBM Research - Zurich), Heinz Schmid(IBM Research - Zurich), Adrian M. Ionescu(NanoLab (United States)), Daniele Caimi(IBM Research - Zurich), Lukas Czornomaz(Lumiphase (Switzerland)), Cezar B. Zota(IBM Research - Zurich)
Cited by 125
Related Papers
Length scaling of the Double Gate Tunnel FET with a high-K gate dielectric
|Solid-State Electronics|2007|224
Delta lake
|Proceedings of the VLDB Endowment|2020|210
Metal-Ferroelectric-Meta-Oxide-semiconductor field effect transistor with sub-60mV/decade subthreshold swing and internal voltage amplification
|Unknown|2010|195
A new definition of threshold voltage in Tunnel FETs
|Solid-State Electronics|2008|173