Mixed Precision Training With 8-bit Floating Point
Naveen Mellempudi, Bharat Kaul(Intel (United Kingdom)), Sudarshan Srinivasan(Intel (United Kingdom)), Dipankar Das(Malaviya National Institute of Technology Jaipur)
Cited by 42
Related Papers
SIGMA: A Sparse and Irregular GEMM Accelerator with Flexible Interconnects for DNN Training
|Unknown|2020|462
GraphMat
|Proceedings of the VLDB Endowment|2015|292
Mixed Precision Training of Convolutional Neural Networks using Integer Operations
|ArXiv.org|2018|115
Ternary Neural Networks with Fine-Grained Quantization
|arXiv (Cornell University)|2017|61
Parallel Efficient Sparse Matrix-Matrix Multiplication on Multicore Platforms
|Lecture notes in computer science|2015|59