Negative Capacitance as Performance Booster for Tunnel FETs and MOSFETs: An Experimental Study
Ali Saeidi(École Polytechnique Fédérale de Lausanne), Adrian M. Ionescu(NanoLab (United States)), S. Mantl(Forschungszentrum Jülich), Francesco Bellando(École Polytechnique Fédérale de Lausanne), Qing‐Tai Zhao(Forschungszentrum Jülich), Gia Vinh Luong(Forschungszentrum Jülich), Farzan Jazaeri(École Polytechnique Fédérale de Lausanne), Christian Enz(École Polytechnique Fédérale de Lausanne), Igor Stolichnov(École Polytechnique Fédérale de Lausanne)
Cited by 92
Related Papers
Length scaling of the Double Gate Tunnel FET with a high-K gate dielectric
|Solid-State Electronics|2007|224
Delta lake
|Proceedings of the VLDB Endowment|2020|210
Metal-Ferroelectric-Meta-Oxide-semiconductor field effect transistor with sub-60mV/decade subthreshold swing and internal voltage amplification
|Unknown|2010|195
A new definition of threshold voltage in Tunnel FETs
|Solid-State Electronics|2008|173