Analytical Modeling of Single Electron Transistor for Hybrid CMOS-SET Analog IC Design
Santanu Mahapatra(École Polytechnique Fédérale de Lausanne), Adrian M. Ionescu(NanoLab (United States)), Christoph Wasshuber(Texas Instruments (United States)), Vishakha Vaish(Indian Institute of Technology Kanpur), Kaustav Banerjee(University of California, Santa Barbara)
Cited by 147
Related Papers
Length scaling of the Double Gate Tunnel FET with a high-K gate dielectric
|Solid-State Electronics|2007|224
Delta lake
|Proceedings of the VLDB Endowment|2020|210
Metal-Ferroelectric-Meta-Oxide-semiconductor field effect transistor with sub-60mV/decade subthreshold swing and internal voltage amplification
|Unknown|2010|195
A new definition of threshold voltage in Tunnel FETs
|Solid-State Electronics|2008|173