Constructing double- and triple-erasure-correcting codes with high availability using mirroring and parity approaches
Gang Wang(Nankai University), Jing Liu(Nankai University), Sheng Lin(Qingdao Agricultural University), Guangjun Xie(Hefei University of Technology), Xiaoguang Liu(Nankai University)
Cited by 3
Related Papers
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
|IEEE Transactions on Nanotechnology|2009|599
A Hierarchical Framework of Cloud Resource Allocation and Power Management Using Deep Reinforcement Learning
|Unknown|2017|285
Design of a Ternary Memory Cell Using CNTFETs
|IEEE Transactions on Nanotechnology|2012|157
A novel CNTFET-based ternary logic gate design
|Unknown|2009|150
Proactive drive failure prediction for large scale storage systems
|Unknown|2013|132