VLSI module placement based on rectangle-packing by the sequence-pair

Hideyuki Murata(Japan Advanced Institute of Science and Technology), Kunihiro Fujiyoshi(Japan Advanced Institute of Science and Technology), Shigetoshi Nakatake(Tokyo Institute of Technology), Yoji Kajitani(Tokyo Institute of Technology)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
January 1, 1996
Cited by 747

Abstract

The earliest and the most critical stage in VLSI layout design is the placement. The background is the rectangle packing problem: given a set of rectangular modules of arbitrary sizes, place them without overlap on a plane within a rectangle of minimum area. Since the variety of the packing is uncountably infinite, the key issue for successful optimization is the introduction of a finite solution space which includes an optimal solution. This paper proposes such a solution space where each packing is represented by a pair of module name sequences, called a sequence-pair. Searching this space by simulated annealing, hundreds of modules have been packed efficiently as demonstrated. For applications to VLSI layout, we attack the biggest MCNC benchmark ami49 with a conventional wiring area estimation method, and obtain a highly promising placement.


Related Papers

No related papers found

Powered by citation graph analysis