Reliability Analysis for Full-2 Code
Sheng Lin(Qingdao Agricultural University), Jing Liu(Wuhan University), Gang Wang(Nankai University), Xiaoguang Liu(Nankai University), Chi Zhang(Ningbo University)
Cited by 2
Related Papers
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
|IEEE Transactions on Nanotechnology|2009|599
A Hierarchical Framework of Cloud Resource Allocation and Power Management Using Deep Reinforcement Learning
|Unknown|2017|285
Design of a Ternary Memory Cell Using CNTFETs
|IEEE Transactions on Nanotechnology|2012|157
A novel CNTFET-based ternary logic gate design
|Unknown|2009|150
Proactive drive failure prediction for large scale storage systems
|Unknown|2013|132