The simulation and evaluation of dynamic voltage scaling algorithms
Trevor Pering(University of California, Berkeley), Tom Burd(University of California, Berkeley), R.W. Brodersen(University of California, Berkeley)
Cited by 589Open Access
Abstract
The reduction of energy consumption in microprocessors can be accomplished without impacting the peak performance through the use of dynamic voltage scaling (DVS). This approach varies the processor voltage under software control to meet dynamically varying performance requirements. This paper presents a foundation for the simulation and analysis of DVS algorithms. These algorithms are applied to a benchmark suite specifically targeted for PDA devices.
Related Papers
Low-power CMOS digital design
Anantha P. Chandrakasan, Samuel Sheng, R.W. Brodersen|IEEE Journal of Solid-State Circuits|1992|2.2k
Scheduling for Reduced CPU Energy
Mark Weiser, Brent Welch, Alan Demers et al.|Unknown|1994|1.1k