Design networks-on-chip with latency/bandwidth guarantees
Sheng Lin(Qingdao Agricultural University), Linwei Zeng(Tsinghua University), Depeng Jin(Tsinghua University), Guoqiang Zhou(Hebei University), Hang Su(Tsinghua University), Li Su
Cited by 3
Related Papers
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
|IEEE Transactions on Nanotechnology|2009|599
Dynamic Graph Convolutional Recurrent Network for Traffic Prediction: Benchmark and Solution
|ACM Transactions on Knowledge Discovery from Data|2022|499
A Hierarchical Framework of Cloud Resource Allocation and Power Management Using Deep Reinforcement Learning
|Unknown|2017|285
Social-aware D2D communications: qualitative insights and quantitative analysis
|IEEE Communications Magazine|2014|231
Design of a Ternary Memory Cell Using CNTFETs
|IEEE Transactions on Nanotechnology|2012|157