Drain current model for a gate all around (GAA) p–n–p–n tunnel FET

Rakhi Narang(University of Delhi), Mridula Gupta(University of Delhi), Manoj Saxena(University of Delhi), R. S. Gupta(Maharaja Engineering College)
Microelectronics Journal
May 3, 2013
Cited by 55


Related Papers